

In August 2014 Intel announced that a bug exists in the TSX implementation on the current steppings of Haswell, Haswell-E, Haswell-EP and early Broadwell CPUs, which resulted in disabling the TSX feature on affected CPUs via a microcode update. Intel Transactional Synchronization Extensions (TSX) for the Haswell-EX variant.The instruction decode queue, which holds instructions after they have been decoded, is no longer statically partitioned between the two threads that each core can service.New instructions (HNI, includes Advanced Vector Extensions 2 (AVX2), gather, BMI1, BMI2, ABM and FMA3 support).Wider core: fourth arithmetic logic unit (ALU), third address generation unit (AGU), second branch execution unit (BEU), deeper buffers, higher cache bandwidth, improved front-end and memory controller, higher load/store bandwidth.Haswell featured a Fully Integrated Voltage Regulator. Around 15 ☌ hotter than Ivy Bridge, while clock frequencies of over 4.6 GHz are achievable.Total performance improvement on average is about 3%.Up to 20% performance increase over the integrated HD4000 GPU (Haswell HD4600 vs Ivy Bridge's built-in Intel HD4000).A 6% increase in sequential CPU performance (eight execution ports per core versus six).

ATI RADEON HD 4600 DRIVER XP PRO
Only certain quad-core variants and BGA R-series stock keeping units (SKUs) receive GT3e ( Intel Iris Pro 5200) integrated graphics.ULT = Ultra Low TDP ULX = Ultra Low eXtreme TDP.10 W TDP class (SoC): Haswell-ULX (for tablets and certain UltraBook-class implementations).13.5 W and 15 W TDP classes ( MCP): Haswell-ULT (for Intel's UltraBook platform).47 W and 57 W TDP classes: Haswell-H (for "All-in-one" systems, Mini-ITX form factor motherboards, and other small footprint formats).Mobile/Laptop version ( PGA socket): Haswell-MB.Desktop version ( LGA 1150 socket and the LGA 2011-v3 socket): Haswell-DT.Haswell has been launched in three major forms: The Haswell architecture is specifically designed to optimize the power savings and performance benefits from the move to FinFET (non-planar, "3D") transistors on the improved 22 nm process node. 2.1 Features carried over from Ivy Bridge.
